Product Specification

Part Name:	OEL Display	Module
Customer Part ID:		

Customer:			
Approved by			

From: 深圳市尚视界科技有限公司

Approved by

Revised History

Part Number UG-2864TMBEG01	Revision A B	Revision Content New R _{IREF=390K} 变更为 R _{IREF=910K} 亮度寄存器(0X81)参数 0XCF 变更为 0X66	Revised on 20130326 20130522

i

Contents

Contents. IIIII 1. Basic Specifications 1.~6 1.1. Display Specifications 1. 1.2. Mechanical Specifications 1. 1.3. Active Area / Memory Mapping & Pixel Construction 1. 1.4. Mechanical Drawing 2. 1.5. Pin Definition 3. 1.6. Block Diagram 5. 1.6.1 V.c Supplied Externally 5. 1.6.2 V.c Generated by Internal DC/DC Circuit 6. 2. Absolute Maximum Ratings 7 3. Optics & Electrical Characteristics 8. 3.1. Optics Characteristics 8. 3.2 DC Characteristics 8. 3.3. A Characteristics 9. 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9. 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11. 3.3.3 Serial Interface Characteristics (4-wire SPI) 13. 3.3.5 P'C Interface Characteristics (3-wire SPI) 15. 4. Functional Specification 15. 4. Functional Specification 15. 4. Functional Specification 15. 4. Power down and Power up Sequence <td< th=""><th>Re</th><th>vision History</th><th>i</th></td<>	Re	vision History	i
1.1 Display Specifications 1 1.2 Mechanical Specifications 1 1.3 Active Area / Memory Mapping & Pixel Construction 1 1.4 Mechanical Drawing 2 1.5 Pin Definition 3 1.6 Block Diagram 5 1.6.1 Vcc Supplied Externally 5 1.6.2 Vcc Generated by Internal DC/DC Circuit 6 2 Absolute Maximum Ratings 7 3. Optics & Electrical Characteristics 8×18 3.1 Optics Characteristics 8×18 3.1 Optics Characteristics 8×18 3.3 DC Characteristics 9×19 3.3 A C Characteristics 9×19 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9×10 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11×12 3.3.3 Serial Interface Characteristics (4-wire SPI) 13×14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15×16 4. Functional Specification 19×27 4.1 Commands 19×27 4.2 Fower down and Power up Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.3 Reset Circuit 11	Co	ntents	ii~iii
1.2 Mechanical Specifications 1 1.3 Active Area / Memory Mapping & Pixel Construction 1 1.4 Mechanical Drawing 2 1.5 Pin Definition 3 1.6 Block Diagram 5 1.6.1 Voc Supplied Externally 5 1.6.2 Voc Generated by Internal DC/DC Circuit 6 2. Absolute Maximum Ratings 7 3.0 Optics & Electrical Characteristics 8~18 3.1 Optics Characteristics 8 3.2 DC Characteristics 8 3.3 AC Characteristics 9~16 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9~11 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11~12 3.3.3 Serial Interface Characteristics (3-wire SPI) 13-14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15~16 3.3.5 PC Interface Characteristics 17~18 4. Functional Specification 19~27 4.1 Commands 91 4.2 Power down and Power up Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.2.3 Reset Circuit 19 4.4 Actual Application Example	1.	Basic Specifications	1~6
1.3 Active Area / Memory Mapping & Pixel Construction .1 1.4 Mechanical Drawing .2 1.5 Pin Definition .3 1.6 Block Diagram .9 1.6.1 Vcc Supplied Externally .5 1.6.2 Vcc Generated by Internal DC/DC Circuit .6 2. Absolute Maximum Ratings .7 3. Optics & Electrical Characteristics .8~18 3.1 Optics Characteristics .8 3.2 DC Characteristics .8 3.3 AC Characteristics .8 3.3.1 68XX-Series MPU Parallel Interface Characteristics .9~16 3.3.1 68XX-Series MPU Parallel Interface Characteristics .9~17 3.3.3 Serial Interface Characteristics (4-wire SPI) .13~14 3.3.4 Serial Interface Characteristics (4-wire SPI) .15~16 3.3.5 I²C Interface Characteristics (3-wire SPI) .15~16 3.3.5 I²C Interface Characteristics .17~18 4. Functional Specification .19~27 4.1 Commands .19~27 4.1 Commands .19 4.2 Power down and Power up Sequence .19 4.2.2 Power down Sequence .19 4.2.3 Reset Circuit .19 4.3 Reset Ci		1.1 Display Specifications	1
1.4 Mechanical Drawing 2 1.5 Pin Definition 3 1.6 Block Diagram 5 1.6.1 Vcc Supplied Externally 5 1.6.2 Vcc Generated by Internal DC/DC Circuit 6 2 Absolute Maximum Ratings 7 3. Optics & Electrical Characteristics 8~18 3.1 Optics Characteristics 8 3.2 DC Characteristics 9 3.3 AC Characteristics 9 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9~10 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11~12 3.3.3 Serial Interface Characteristics (3-wire SPI) 13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15~16 3.3.5 I²C Interface Characteristics (3-wire SPI) 15~16 3.3.5 I²C Interface Characteristics 17~16 4. Functional Specification 19~27 4.1 Commands 11 4.2 Power down and Power up Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.2.2 Power down Sequence 19 4.2.3 Power up Sequence 19 4.2.4 CC Supplied Externally 20~27<		1.2 Mechanical Specifications	
1.5 Pin Definition. 3 1.6 Block Diagram. 5 1.6.1 Vox Supplied Externally. 5 1.6.2 Vox Generated by Internal DC/DC Circuit. 6 2. Absolute Maximum Ratings. 7 3. Optics & Electrical Characteristics. 8~18 3.1 Optics Characteristics. 8 3.2 DC Characteristics. 6 3.3.1 68XX-Series MPU Parallel Interface Characteristics. 9~16 3.3.2 80XX-Series MPU Parallel Interface Characteristics. 11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) 13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15~16 3.3.5 1/2 Interface Characteristics (3-wire SPI) 15~16 4.5 Functional Specification. 19~27 4.1 Commands 19~27 4.1 Commands 16 4.2.1 Power down and Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.2.1 Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.3 Reset Circuit 11 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally 20~27 5.2 Failure Check Standard		1.3 Active Area / Memory Mapping & Pixel Construction	1
1.6 Block Diagram 1.6.1 Vcc Supplied Externally 5 1.6.2 Vcc Generated by Internal DC/DC Circuit 6 2. Absolute Maximum Ratings 7 3. Optics & Electrical Characteristics 8~18 3.1 Optics Characteristics 8~18 3.2 DC Characteristics 9~16 3.3 AC Characteristics 9~16 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9~16 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) 11~12 3.3.4 Serial Interface Characteristics (4-wire SPI) 15~16 3.3.5 I²C Interface Characteristics 17~18 4. Functional Specification 19~27 4.1 Commands 19~27 4.2 Power down and Power up Sequence 15 4.2.1 Power up Sequence 15 4.2.2 Power down Sequence 16 4.3 Reset Circuit 19 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~27 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28		1.4 Mechanical Drawing	2
1.6.1 Vcc Supplied Externally 5 1.6.2 Vcc Generated by Internal DC/DC Circuit 6 2. Absolute Maximum Ratings .7 3. Optics & Electrical Characteristics .8~18 3.1 Optics Characteristics .8 3.2 DC Characteristics .8 3.3 AC Characteristics .9~16 3.3.1 68XX-Series MPU Parallel Interface Characteristics .9~16 3.3.2 80XX-Series MPU Parallel Interface Characteristics .11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) .13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) .15~16 3.3.5 17 C Interface Characteristics .17~18 4. Functional Specification .19~27 4.1 Commands .19 4.2 Power down and Power up Sequence .16 4.2.1 Power up Sequence .19 4.2.2 Power down Sequence .19 4.3 Reset Circuit .19 4.4 Actual Application Example .20~27 4.4.1 VCC Supplied Externally .20~27 5. Reliability .20~27 5.1 Contents of Reliability Tests .28 5.2 Failure Check Standard .29~32 6.3 Criteria & A		1.5 Pin Definition	3
1.6.2 Vcc Generated by Internal DC/DC Circuit		1.6 Block Diagram	5
2. Absolute Maximum Ratings		, ,	
3. Optics & Electrical Characteristics 8~18 3.1 Optics Characteristics 8 3.2 DC Characteristics 9~11 3.3 AC Characteristics 9~11 3.3.1 68XX-Series MPU Parallel Interface Characteristics 9~10 3.3.2 80XX-Series MPU Parallel Interface Characteristics 11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) 13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15~16 3.3.5 I²C Interface Characteristics 17~18 4. Functional Specification 19~27 4.1 Commands 19~27 4.2 Power down and Power up Sequence 19 4.2 Power down Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.3 Reset Circuit 10 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~27 5. Reliability 20~27 5. Pailure Check Standard 28 6.1 Environment Required 28 6.2 Sampling Plan 29 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~32 6.1 Environment Required 29		·	
3.1 Optics Characteristics			
3.2 DC Characteristics	3.	Optics & Electrical Characteristics	8~18
3.3 AC Characteristics		•	
3.3.1 68XX-Series MPU Parallel Interface Characteristics 9~10 3.3.2 80XX-Series MPU Parallel Interface Characteristics .11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) .13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) .15~16 3.3.5 1°C Interface Characteristics .17~18 4. Functional Specification .19~27 4.1 Commands .15 4.2 Power down and Power up Sequence .19 4.2.1 Power up Sequence .19 4.2.2 Power down Sequence .19 4.3 Reset Circuit .11 4.4 Actual Application Example .20~27 4.4.1 VCC Supplied Externally .20~22 4.4.2 VCC Generated by Internal DC/DC Circuit .24~27 5. Reliability .28 5.1 Contents of Reliability Tests .28 5.2 Failure Check Standard .28 6. Outgoing Quality Control Specifications .29 6.3 Criteria & Acceptable Quality Level .29~32 6.1 Environment Required .29 6.3.2 Cosmetic Check (Display Off) in Non		3.2 DC Characteristics	8
3.3.2 80XX-Series MPU Parallel Interface Characteristics 11~12 3.3.3 Serial Interface Characteristics (4-wire SPI) 13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) 15~16 3.3.5 I²C Interface Characteristics 17~18 4. Functional Specification 19~27 4.1 Commands 19 4.2 Power down and Power up Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.3 Reset Circuit 11 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~22 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6.0 Outgoing Quality Control Specifications 29~32 6.1 Environment Required 25 6.2 Sampling Plan 29 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 31 6.3.2 Cosmetic Check (Display Off) in Active Area 32 <td< td=""><td></td><td></td><td></td></td<>			
3.3.3 Serial Interface Characteristics (4-wire SPI) .13~14 3.3.4 Serial Interface Characteristics (3-wire SPI) .15~16 3.3.5 I²C Interface Characteristics .17~18 4. Functional Specification .19~27 4.1 Commands .19 4.2 Power down and Power up Sequence .19 4.2.1 Power down Sequence .19 4.2.2 Power down Sequence .19 4.2.1 VC2 Power down Sequence .19 4.3 Reset Circuit .19 4.4 Actual Application Example .20~27 4.4.1 VCC Supplied Externally .20~27 4.4.2 VCC Generated by Internal DC/DC Circuit .24~27 5. Reliability .28 5.1 Contents of Reliability Tests .28 5.2 Failure Check Standard .28 6.0 Outgoing Quality Control Specifications .29~32 6.1 Environment Required .25 6.2 Sampling Plan .29 6.3 Criteria & Acceptable Quality Level .29~32 6.3.1			
3.3.4 Serial Interface Characteristics (3-wire SPI) .15~16 3.3.5 I²C Interface Characteristics .17~18 4. Functional Specification .19~27 4.1 Commands .19 4.2 Power down and Power up Sequence .19 4.2.1 Power up Sequence .19 4.2.2 Power down Sequence .19 4.3 Reset Circuit .19 4.4 Actual Application Example .20~27 4.4.1 VCC Supplied Externally .20~27 4.4.2 VCC Generated by Internal DC/DC Circuit .24~27 5. Reliability .28 5.1 Contents of Reliability Tests .28 5.2 Failure Check Standard .28 6. Outgoing Quality Control Specifications .29~32 6.1 Environment Required .29 6.2 Sampling Plan .29 6.3.1 Cosmetic Check (Display Off) in Non-Active Area .29~32 6.3.1 Cosmetic Check (Display Off) in Active Area .31 6.3.2 Cosmetic Check (Display Off) in Active Area .31 6.3.3 Pattern Check (Display Off) in Active Area .32 7. Package Specifications .32 8.1 Handling Precautions .34~36 8.2 Storage		3.3.2 80XX-Series MPU Parallel Interface Characteristics	11~12
3.3.5 1²C Interface Characteristics 17~18 4. Functional Specification 19~27 4.1 Commands 15 4.2 Power down and Power up Sequence 15 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.3 Reset Circuit 16 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~27 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 25 6.0 Utgoing Quality Control Specifications 29~32 6.1 Environment Required 29 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 31 6.3.1 Handling Precautions 34 8.2 Storage Precautions 34 8.3 Designing Precautions 35 8.3 Designing Precautions 35 <tb< td=""><td></td><td>3.3.3 Serial Interface Characteristics (4-wire SPI)</td><td>13~14</td></tb<>		3.3.3 Serial Interface Characteristics (4-wire SPI)	13~14
4. Functional Specification. 19~27 4.1 Commands 19 4.2 Power down and Power up Sequence. 19 4.2.1 Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.3 Reset Circuit 19 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally 20~25 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications. 29~32 6.1 Environment Required 25 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications. 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions. 34 8.2 Storage Precautions. 35 8.3 Designing Precautions. 35		3.3.4 Serial Interface Characteristics (3-wire SPI)	15~16
4.1 Commands 19 4.2 Power down and Power up Sequence 19 4.2.1 Power up Sequence 19 4.2.2 Power down Sequence 19 4.3 Reset Circuit 15 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~25 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications 29~32 6.1 Environment Required 25 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~32 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 31 6.3.4 Handling Precautions 34 8.2 Storage Precautions 34 8.3 Designing Precautions 35		3.3.5 I ² C Interface Characteristics	17~18
4.2 Power down and Power up Sequence. 19 4.2.1 Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.3 Reset Circuit 11 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally. 20~25 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability. 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications. 29~32 6.1 Environment Required 29~32 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level. 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions 34 8.2 Storage Precautions 35 8.3 Designing Precautions 35	4.	Functional Specification	19~27
4.2.1 Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.3 Reset Circuit 19 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally. 20~23 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability. 28 5.1 Contents of Reliability Tests. 28 5.2 Failure Check Standard. 28 6. Outgoing Quality Control Specifications. 29~32 6.1 Environment Required. 29~32 6.2 Sampling Plan. 29 6.3 Criteria & Acceptable Quality Level. 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~32 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications. 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions. 34 8.2 Storage Precautions. 35 8.3 Designing Precautions. 35		4.1 Commands	1 9
4.2.1 Power up Sequence. 19 4.2.2 Power down Sequence. 19 4.3 Reset Circuit 19 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally. 20~23 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability. 28 5.1 Contents of Reliability Tests. 28 5.2 Failure Check Standard. 28 6. Outgoing Quality Control Specifications. 29~32 6.1 Environment Required. 29~32 6.2 Sampling Plan. 29 6.3 Criteria & Acceptable Quality Level. 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~32 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications. 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions. 34 8.2 Storage Precautions. 35 8.3 Designing Precautions. 35		4.2 Power down and Power up Sequence	19
4.2.2 Power down Sequence. 19 4.3 Reset Circuit 119 4.4 Actual Application Example. 20~27 4.4.1 VCC Supplied Externally 20~25 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications 29~32 6.1 Environment Required 29 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions 34 8.2 Storage Precautions 35 8.3 Designing Precautions 35 8.3 Designing Precautions 35			
4.3 Reset Circuit 19 4.4 Actual Application Example 20~27 4.4.1 VCC Supplied Externally 20~23 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications 29~32 6.1 Environment Required 29 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7 Package Specifications 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions 34 8.2 Storage Precautions 35 8.3 Designing Precautions 35		·	
4.4 Actual Application Example		·	
4.4.1 VCC Supplied Externally 20~23 4.4.2 VCC Generated by Internal DC/DC Circuit 24~27 5. Reliability 28 5.1 Contents of Reliability Tests 28 5.2 Failure Check Standard 28 6. Outgoing Quality Control Specifications 29~32 6.1 Environment Required 29 6.2 Sampling Plan 29 6.3 Criteria & Acceptable Quality Level 29~32 6.3.1 Cosmetic Check (Display Off) in Non-Active Area 29~30 6.3.2 Cosmetic Check (Display Off) in Active Area 31 6.3.3 Pattern Check (Display On) in Active Area 32 7. Package Specifications 33 8. Precautions When Using These OEL Display Modules 34~36 8.1 Handling Precautions 34 8.2 Storage Precautions 35 8.3 Designing Precautions 35 8.3 Designing Precautions 35			
4.4.2 VCC Generated by Internal DC/DC Circuit		··	
5. Reliability		•	
5.1 Contents of Reliability Tests	5	•	
5.2 Failure Check Standard	٥.		
6. Outgoing Quality Control Specifications		•	
6.1 Environment Required	_		
6.2 Sampling Plan	6.		
6.3 Criteria & Acceptable Quality Level		·	
6.3.1 Cosmetic Check (Display Off) in Non-Active Area		. •	
6.3.2 Cosmetic Check (Display Off) in Active Area		• • • •	
6.3.3 Pattern Check (Display On) in Active Area			
7. Package Specifications			
8. Precautions When Using These OEL Display Modules	7		
8.1 Handling Precautions		· ·	
8.2 Storage Precautions	ο.		
8.3 Designing Precautions			
<u> </u>			

8.5 Other Precautions	
Warranty	36
Notice	36

1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (Yellow&Blue)

3) Drive Duty: 1/64 Duty

1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels: 128×64

 3) Panel Size:
 $26.70 \times 19.26 \times 1.2 \text{ (mm)}$


 4) Active Area:
 $21.744 \times 11.204 \text{ (mm)}$


 5) Pixel Pitch:
 $0.17 \times 0.17 \text{ (mm)}$

 6) Pixel Size:
 $0.154 \times 0.154 \text{ (mm)}$


7) Weight: 1.54 (g)

1.3 Active Area / Memory Mapping & Pixel Construction





1.4 Mechanical Drawing



Pin Number	Symbol	I/O		Funct	ion		
	-	1/0		Funct	ion		
Power Suppl	У						
9	VDD	Р	Power Supply for Logic This is a voltage supply pin.	It must he	onnected to	evternal co	Urca
			Ground of Logic Circuit	it must be t	officeded to	external 30	urce.
88	VSS	Р	This is a ground pin. It a		erence for th	ne logic pin	ns. It mus
			connected to external ground Power Supply for OEL Pane				
		_	This is the most positive voltage		in of the chir	o. A stabili	ization capa
28	VCC	Р	should be connected between	n this pin a	nd V _{ss} when	the conver	ter is used
			must be connected to externate Ground of Analog Circuit	al source who	en the conve	rter is not u	ised.
29	VLSS	- P -	This is an analog ground pin.	It should b	e connected	to V _{SS} exter	nally.
Driver							
			Current Reference for Brigi	htness Adio	stment		
26	IREF	I	This pin is segment curren	t_reference_	pin. A res		d be conne
			between this pin and V _{SS} . So			maximum.	
27	VCOMH		Voltage Output High Level This pin is the input pin for			level for C	`OM cianala
	· VCOMII		capacitor should be connecte				OM Signals
DC/DC Conv	erter				•		
			Power Supply for DC/DC Co	nnverter Cir	cuit		
	VDAT	_	This is the power supply pin f			ne DC/DC vo	oltage conve
6	VBAT	Р	It must be connected to external source when the converter is used. It should				
4/5	C1P / C1N	,	connected to V _{DD} when the co				
2/3	C2P / C2N	I	Positive Terminal of the Flyin Negative Terminal of the Flyin				
			The charge-pump capacitors			terminals.	They mu
			floated when the converter is				,
Interface							
			Communicating Protocol So	elect			-
			These pins are MCU interface		out. See the	e following t	able:
10			1	BS0	BS1	BS2	
11			I ² C 3-wire SPI	0 1	1 0	0 0	
12			4-wire SPI	0	0	0	-
1/			I FEWITE SET	_	0	-	
12	BS0		8-hit 68XX Parallel	0	0	1	
12	BS0 BS1		8-bit 68XX Parallel 8-bit 80XX Parallel	0	0 1	11	
12	BS1		8-bit 68XX Parallel 8-bit 80XX Parallel Power Reset for Controller	0			
12	1	T	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input	0 and Driver t. When the	1 e pin is low,	1 initialization	n of the ch
12	BS1	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull	0 and Driver t. When the	1 e pin is low,	1 initialization	n of the ch
12	BS1	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select	0 and Driver t. When the high during	1 e pin is low, normal opera	1 initializationation.	
12	BS1	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull	0 and Driver t. When the high during	1 e pin is low, normal opera	1 initializationation.	
12	BS1	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input	0 and Driver t. When the high during	1 e pin is low, normal opera	1 initializationation.	
14	BS1	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command co	0 and Driver t. When the high during ut. The chip	1 e pin is low, normal opera is enabled for	1 initialization ation. or MCU com is pulled hi	munication
	BS1 BS2		8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control D7~D0 is treated as display do	0 and Driver t. When the high during ut. The chip ontrol pin. Volata. When	1 e pin is low, normal opera is enabled for When the pin the pin is pul	1 initialization ation. or MCU com is pulled hi	munication
14	BS1 BS2 RES#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control This pin is Data/Command control D7~D0 is treated as displayed will be transferred to the command to the command control to the con	0 and Driver t. When the high during ut. The chip ontrol pin. V lata. When	1 e pin is low, normal opera is enabled for When the pin the pin is puller.	initialization ation. or MCU com is pulled hilled low, the	imunication igh, the inp input at D7
	BS1 BS2		8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control D7~D0 is treated as display do	and Driver t. When the high during ut. The chip ontrol pin. V lata. When imand registe and serial inte	1 e pin is low, normal opera is enabled for When the pin the pin is puller. rface mode is	initialization ar MCU com is pulled hilled low, the	imunication igh, the inp input at D7
14	BS1 BS2 RES#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control This pin is Data/Command control Will be transferred to the command will be interpreted as data. transferred to the command	and Driver t. When the high during ut. The chip ontrol pin. V lata. When imand registe nd serial inte When it is	1 e pin is low, normal operation is enabled for the pin is puller. rface mode is pulled low,	is pulled hiled low, the	imunication igh, the inp input at D7 the data at at SDIN wi
14	BS1 BS2 RES#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control This pin is Data/Command control Will be transferred to the command will be interpreted as data. transferred to the command address selection.	and Driver t. When the high during ut. The chip ontrol pin. V lata. When mand registe nd serial inte When it is register. In	1 e pin is low, normal opera is enabled for When the pin the pin is puller. rface mode is pulled low, I ² C mode, th	initialization is pulled hilled low, the selected, the data asis pin acts a	igh, the inp input at D7 the data at at SDIN wi as SAO for
14	BS1 BS2 RES#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is Data/Command control This pin is Data/Command control This pin is Data/Command control Will be transferred to the command will be interpreted as data. transferred to the command address selection. For detail relationship to N	and Driver t. When the high during ut. The chip ontrol pin. V lata. When mand registe nd serial inte When it is register. In	1 e pin is low, normal opera is enabled for When the pin the pin is puller. rface mode is pulled low, I ² C mode, th	initialization is pulled hilled low, the selected, the data asis pin acts a	imunication igh, the inp input at D7 the data at at SDIN wi as SAO for s
14 13	BS1 BS2 RES# CS#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is pulled high a will be transferred to the com When the pin is pulled high a will be interpreted as data. transferred to the command address selection. For detail relationship to Maracteristics Diagrams.	and Driver t. When the high during ut. The chip ontrol pin. V lata. When imand registe und serial inte When it is register. In	1 e pin is low, normal opera is enabled for When the pin the pin is puller. rface mode is pulled low, I ² C mode, th	initialization is pulled hilled low, the selected, the data asis pin acts a	igh, the inp input at D7 the data at at SDIN wi as SAO for
14	BS1 BS2 RES#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is pulled high a will be transferred to the command will be interpreted as data. transferred to the command address selection. For detail relationship to Maracteristics Diagrams. Read/Write Enable or Read This pin is MCU interface	and Driver t. When the high during ut. The chip ontrol pin. Wata. When imand registe nd serial inte When it is register. In ICU interface i e input.	pin is low, normal operations and the pin is puller. The pin is puller. The pin is puller. The pulled low, pull	initialization ation. or MCU com is pulled hiled low, the s selected, the data asis pin acts asis pin acts asis pin acts asis pin acts as a selected facing to	igh, the inpingular input at D7 the data at SDIN will as SAO for the Ti
14 13	BS1 BS2 RES# CS#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is pulled high a will be transferred to the command will be interpreted as data. transferred to the command address selection. For detail relationship to Maracteristics Diagrams. Read/Write Enable or Read This pin is MCU interfact microprocessor, this pin will be	and Driver t. When the high during ut. The chip ontrol pin. V ata. When imand registe nd serial inte When it is register. In ICU interface e input. e used as the	1 e pin is low, normal operation is enabled for the pin is puller. If ace mode is pulled low, I ² C mode, the signals, pulled low, the signals low, t	is pulled hided low, the data a sis pin acts a lease referfacing to signal. Read	igh, the input at D7 the data at 1 at SDIN will as SAO for 1 to the Ti a 68XX-s
14 13	BS1 BS2 RES# CS#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is pulled high a will be transferred to the command will be interpreted as data. transferred to the command address selection. For detail relationship to More Characteristics Diagrams. Read/Write Enable or Read This pin is MCU interfact microprocessor, this pin will be is initiated when this pin is pulled.	and Driver t. When the high during at. The chip ontrol pin. When it imand registe ind serial inte When it is register. In ICU interface ie input. ie used as the ulled high and	pin is low, normal operations and the pin is puller. The pin is puller. The pin is puller. The pin is puller low, pulled lo	is pulled hided low, the data as is pin acts a lease referfacing to ignal. Read, pulled low.	igh, the input at D7 the data at 1 at SDIN with as SAO for 1 to the Ti a 68XX-s /write oper
14 13	BS1 BS2 RES# CS#	I	8-bit 80XX Parallel Power Reset for Controller This pin is reset signal input executed. Keep this pin pull Chip Select This pin is the chip select input when CS# is pulled low. Data/Command Control This pin is pulled high a will be transferred to the command will be interpreted as data. transferred to the command address selection. For detail relationship to Maracteristics Diagrams. Read/Write Enable or Read This pin is MCU interfact microprocessor, this pin will be	and Driver t. When the high during at. The chip ontrol pin. Wata. When it imand registe ind serial inte When it is register. In ICU interface e input. e used as the alled high and X-microproces	pin is low, normal operations are mabled for the pin is puller. If a c mode is pulled low, I ² C mode, the signals, pulled low, I ² C mode, the signals low, I ² C mode,	initialization is pulled hiled low, the selected, the data a sis pin acts a lease refer facing to signal. Read, pulled low. In receives the selections of th	igh, the inpingular input at D7 the data at SDIN will as SAO for state to the Time a 68XX-s/write operation.


When serial or I^2C mode is selected, this pin must be connected to V_{SS} .

1 5	Din	Dof	initi	on.	(Con	tinu	Δ
					,		

Pin Number	•	, 1/0	Function
Interface (Co	ntinuea)		
16	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
18~25	D0~D7	I/O	When serial or I²C mode is selected, this pin must be connected to V _{SS} . Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I²C mode is selected, D2 & D1 should be tired together and serve as SDA _{out} & SDA _{in} in application and D0 is the serial clock input SCL. Unused pins must be connected to V _{SS} except for D2 in serial mode.
Reserve 7	N.C.	_	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. Reserved Pin (Supporting Pin)
1 30	N C (GND)		The supporting pins can reduce the influences from stresses on the function pins.

These pins must be connected to external ground as the ESD protection circuit.

1.6 Block Diagram




MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: 0.1μF C2: 4.7μF

C4, C5: 4.7µF / 16V X7R

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF



MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C2: 1μF C3: 2.2μF

C4: 4.7µF / 16V X7R C5, C6: 1µF / 16V X5R

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	4	V	1, 2
Supply Voltage for Display	V _{CC}	0	16	Α	1, 2
Supply Voltage for DC/DC	V BAT	-0.3	5	Α	1, 2
Operating Temperature	Top	-40	85	° C	
Storage Temperature	T _{STG}	-40	85	° C	3
Life Time (120 cd/m²)		10,000		hour	4
Life Time (80 cd/m²)		30,000	_	hour	4
Life Time (60 cd/m²)		50,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be

80° C. Note 4: $V_{CC} = 12.0V$, $T_a = 25$ °C, 50%

Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

3. Optics & Electrical Characteristics

3.1₁Optics Characteristics

optics characteristics						
Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	80	100	-	cd/m ²
(V _{CC} Supplied Externally) Brightness	L _{br}	Note 6	50	60	-	cd/m ²
(V _{CC} Generated by Internal DC/DC)						
C.I.E. (Blue)	(x)	CIE 1021	0.10	0.14	0.18	
C.I.E. (Yellow)	(y) (x) (y)	C.I.E. 1931 C.I.E. 1931	0.20 0.43 0.45	0.24 0.47 0.49	0.28 0.51 0.53	
Dark Room Contrast	CR		_	2000:1		
Viewing Angle				Free		dearee

^{*} Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 12V & 7.25V. Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V_{DD}		1.65	2.8	3.3	V
Supply Voltage for Display	- 55	Note 5				
(Supplied Externally)	A	(Internal DC/DC Disable)	11.5	12.0	12.5	V
Supply Voltage for DC/DC	V _{BAT}	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display		Note 6				
(Generated by Internal DC/DC)	V	(Internal DC/DC Enable)	7.0	-	7.5	V
High Level Input	V _{IH}	Ι _{Ουτ} = 100μΑ, 3.3ΜΗz	$0.8 \times V_{DD}$	_	V_{DD}	V
Low Level Input	VıL	$I_{OUT} = 100 \mu A, 3.3 MHz$	0		$0.2 \times V_{DD}$	V
High Level Output	V_{OH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.9 \times V_{DD}$	_	V _{DD}	V
Low Level Output	V _{OL}	Ι _{Ουτ} = 100μΑ, 3.3MHz	0	-	$0.1 \times V_{DD}$	V
Operating Current for V _{DD}	${ m I}_{ m DD}$		-	180	300	μΑ
Operating Current for V _{CC} (V _{CC} Supplied Externally)	I_{CC}	Note 7	-	12.3	16	mA
Operating Current for V	$\mathbf{I}_{\scriptscriptstyle{ ext{BAT}}}$	Note 8	-	21	28.0	mA
(V _{CC} Generated by Internal DC/DC)						
Sleep Mode Current for VDD	I _{DD} , SLEEP		-	1	5	μA

Sleep Mode Current for V_{CC} I_{CC, SLEEP}

Note 5 & 6: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on. Note 8: $V_{DD} = 2.8V$, $V_{CC} = 7.25V$, 100% Display Area Turn on. 2

10


^{*} Software configuration follows Section 4.4 Initialization.

3.3 AC Characteristics


3.3.1,1 68XX-Series MPU Parallel Interface Timing Characteristics:

I OOAA SCI	ies MPU Parallel Interface Timing Characteristics:			
Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	<u>-</u>	ns
t _{AS}	Address Setup Time	5	<u>-</u>	ns
t _{AH}	Address Hold Time	0		ns
t _{DSW}	Write Data Setup Time	40		ns
t _{DHW}	Write Data Hold Time	7	•	ns
-t _{DHR}	Read Data Hold Time	20		ns
t _{OH}	Output Disable Time		70	ns
t ACC	Access Time	-	140	ns
DVA	Chip Select Low Pulse Width (Read)	120		
PW _{CSL}	Chip Select Low Pulse width (Write)	60	-	ns
DW	Chip Select High Pulse Width (Read)	60		
PW _{CSH}	Chip Select High Pulse Width (Write)	60	_	ns
t _R	Rise Time	_	40	ns
t₅	Fall Time	-	40	ns

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



3.3.1.2 **68XX-Series MPU Parallel Interface with Internal Charge Pump**



Recommended Components:

C1, C2: 1µF / 16V, X5R

C3: 2.2µF

C4: 4.7µF / 16V, X7R

C5, C6: 1µF

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

R2, R3: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:


VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

Vin: 3.5~4.2V


^{*} VBAT will be connected to VDD when VCC be connected to external source (12V), R1 should be replaced as $910 \ k\Omega$.

3.3.2.1 80	(X_Series MPU Parallel Interface Timing Characteristics:			
Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	_	ns
t _{AS}	Address Setup Time	10		ns
t _{AH}	Address Hold Time	0		ns
t _{DSW}	Write Data Setup Time	40		ns
t _{DHW}	Write Data Hold Time	7	······	ns
t _{DHR}	Read Data Hold Time	20		ns
t _{OH}	Output Disable Time		70	ns
t _{ACC}	Access Time	_	140	ns
t _{PWLR}	Read Low Time	120	_	ns
t _{PWLW}	Write Low Time	60	_	ns
t _{PWHR}	Read High Time	60	_	ns
t _{PWHW}	Write High Time	60	-	ns
tcs	Chip Select Setup Time	0	_	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	_	ns
t _{CSF}	Chip Select Hold Time	20	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



3.3.2.2 **80XX-Series MPU Parallel Interface with Internal Charge Pump**



R1 C4 C3

GND

Recommended Components:

C1, C2: 1µF / 16V, X5R

C3: 2.2µF

C4: 4.7µF / 16V, X7R

C5, C6: 1µF

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

Q1: FDN338P Q2: FDN335N

Notes:


VDD: $1.65\sim3.3V$, it should be equal to MPU I/O voltage.


Vin: 3.5~4.2V

* VBAT will be connected to VDD when VCC be connected to external source (12V), R1 should be replaced as $\bf 910~k\Omega$.

3.3.3.1 Ser	ial Interface Timing Characteristics: (4 wire SPI)			
Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	<u>-</u>	ns
t _{AH}	Address Hold Time	15		ns
t _{CSS}	Chip Select Setup Time	20	<u></u>	ns
t csH	Chip Select Hold Time	10		ns
t _{DSW}	Write Data Setup Time	15		ns
t _{DHW}	Write Data Hold Time	15	_	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20		ns
t_R	Rise Time	_	40	ns
t₅	Fall Time	-	40	ns

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$





3.3.3.2 **4-wire Serial Interface with Internal Charge Pump**

Recommended Components:

C1, C2: 1µF / 16V, X5R

C3: 2.2µF

C4: 4.7µF / 16V, X7R

C5, C6: 1µF

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

R2, R3: 47kΩ R4, R5: 4.7kΩ Q1:

FDN338P Q2: FDN335N

Notes:


VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

Vin: 3.5~4.2V


^{*} VBAT will be connected to VDD when VCC be connected to external source (12V), R1 should be replaced as $910 \ k\Omega$.

3.3.4.1 Ser	ial Interface Timing Characteristics: (3 wire SPI)			
Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	_	ns
t _{CSS}	Chip Select Setup Time	20	<u>-</u>	ns
t _{CSH}	Chip Select Hold Time	10		ns
t _{DSW}	Write Data Setup Time	15		ns
t _{DHW}	Write Data Hold Time	15		ns
t _{CLKL}	Clock Low Time	20		ns
t clkH	Clock High Time	20		ns
t _R	Rise Time	-	40	ns
t₅	Fall Time	-	40	ns

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



3.3.4.2 3-wire Serial Interface with Internal Charge Pump



Recommended Components:

C1, C2: 1μF / 16V, X5R

C3: 2.2µF

C4: 4.7μF / 16V, X7R

C5, C6: 1μF

910k Ω , R1 = (Voltage at IREF - VSS) / IREF R1:

47kΩ R4, R5: R2, R3: 4. $7k\Omega$ Q1:

FDN338P Q2: FDN335N

Notes:

1.65~3.3V, it should be equal to MPU I/O voltage. VDD:


Vin:

* VBAT will be connected to VDD when VCC be connected to external source (12V), R1 should be replaced as **910** $k\Omega$.


3.3.5.1 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
Symbol	Description	Pilli	Max	Oilit
tcycle	Clock Cycle Time	2.5	-	μs
t HSTART	Start Condition Hold Time	0.6		μs
	Data Hold Time (for "SDA _{оит} " Pin)	0	-	ns
THD	Data Hold Time (for "SDA _{IN} " Pin)			
t _{SD}	Data Setup Time			ns
t sstart	Start Condition Setup Time (Only relevant for a repeated Start condition)			μs
tsstop	Stop Condition Setup Time	0.6		μs
t _R	Rise Time for Data and Clock Pin	-	300	ns
t_	Fall Time for Data and Clock Pin		300	ns
tible	Idle Time before a New Transmission can Start	1.3	-	us

^{* (} V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)



3.3.5.2 I²C Interface with Internal Charge Pump



Recommended Components:

C1, C2: 1µF / 16V, X5R

C3: 2.2µF

C4: 4.7µF / 16V, X7R

C5, C6: 1µF

R1: $910k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

R2, R3: 47kΩR4, R5: 4.7kΩQ1: FDN338P Q2: FDN335N

Notes:

VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

Vin: 3.5~4.2V

The I^2C slave address is 0111100b'. If the customer ties D/C# (pin 15) to VDD, the I^2C slave address will be 0111101b'.

^{*} VBAT will be connected to VDD when VCC be connected to external source (12V), R1 should be replaced as **910 k\Omega**.

4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the SSD1306


4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:

- 1. Power up V_{DD}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up $V_{\text{CC}}/V_{\text{BAT}}$
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command





4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC} / V_{BAT}
- 3. Delay 100ms (When V_{CC} / V_{BAT} is reach 0 and panel is completely discharges)
- 4. Power down VDD

V_{CC}/V_{bat}

 $V_{\text{DD}} \\$

Vss/Ground

Note 13:

- 1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
- 2) V_{CC}/V_{BAT} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD}, V_{CC}, V_{BAT}) can never be pulled to ground under any circumstance.
- 4) V_{DD} should not be power down before V_{CC}/V_{BAT} power down.

4.3 Reset Circuit


When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128×64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)


4.4 Actual Application Example

Command usage and explanation of an actual example

4.4.1 V_{CC} Supplied Externally



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.




```
write_i(0x81);
                          /*contract control*/
       write_i(0x66);
                          /*128*/
       write_i(0xA1);
                          /*set segment remap*/
       write_i(0xA6);
                          /*normal / reverse*/
                          /*multiplex ratio*/
       write i(0xA8);
       write_i(0x3F);
                          /*duty = 1/64*/
                          /*Com scan direction*/
       write_i(0xC8);
                          /*set display offset*/
       write_i(0xD3);
       write_i(0x00);
       write_i(0xD5);
                          /*set osc division*/
       write_i(0x80);
       write_i(0xD9);
                          /*set pre-charge period*/
       write_i(0x1f);
       write_i(0xDA);
                          /*set COM pins*/
       write_i(0x12);
       write_i(0xdb);
                          /*set vcomh*/
       write_i(0x30);
       write_i(0x8d);
                          /*set charge pump disable*/
       write_i(0x10);
       write_i(0xAF);
                          /*display ON*/
void write_i(unsigned char ins)
{
   DC=0;
   CS=0;
   WR=1;
   P1=ins;
                  /*inst*/
   WR=0;
   WR=1;
   CS=1;
void write_d(unsigned char dat)
{
   DC=1;
```


```
CS=0;
WR=1;
P1=dat; /*data*/
WR=0;
WR=1;
CS=1;
}

void delay(unsigned int i)
{
    while(i>0)
    {
    i--;
    }
}
```

$4.4.2\ V_{CC}$ Generated by Internal DC/DC Circuit



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.



```
Internal setting (Charge pump)

{
    RES=1;
    delay(1000);
    RES=0;
    delay(1000);
    RES=1;
    delay(1000);
    write_i(0xAE); /*display off*/

    write_i(0x00); /*set lower column address*/
    write_i(0x10); /*set higher column address*/
```

```
write_i(0x40);
                          /*set display start line*/
       write_i(0xB0);
                          /*set page address*/
       write_i(0x81);
                          /*contract control*/
       write_i(0x66);
                          /*128*/
       write_i(0xA1);
                          /*set segment remap*/
       write_i(0xA6);
                          /*normal / reverse*/
       write_i(0xA8);
                          /*multiplex ratio*/
       write_i(0x3F);
                          /*duty = 1/64*/
       write_i(0xC8);
                          /*Com scan direction*/
       write_i(0xD3);
                          /*set display offset*/
       write_i(0x00);
                          /*set osc division*/
       write_i(0xD5);
       write_i(0x80);
       write_i(0xD9);
                          /*set pre-charge period*/
       write_i(0x1f);
       write_i(0xDA);
                          /*set COM pins*/
       write_i(0x12);
       write_i(0xdb);
                          /*set vcomh*/
       write_i(0x30);
       write_i(0x8d);
                          /*set charge pump enable*/
       write_i(0x14);
                          /*display ON*/
       write_i(0xAF);
void write_i(unsigned char ins)
   DC=0;
   CS=0;
   WR=1;
   P1=ins;
                  /*inst*/
   WR=0; WR=1; CS=1;
```

```
}
void write_d(unsigned char dat)
   DC=1;
   CS=0;
   WR=1;
   P1=dat;
                 /*data*/
   WR=0;
   WR=1;
   CS=1;
}
void delay(unsigned int i)
{
    while(i>0)
    i--;
}
```

5. Reliability

5.1 Contents of Reliability Tests

Contents or Renability rests		
Item	Conditions	Criteria
High Temperature Operation	70° C, 240 hrs	
Low Temperature Operation	-40° C, 240 hrs	
High Temperature Storage	85° C, 240 hrs	The operational
Low Temperature Storage	-40° C, 240 hrs	functions work.
High Temperature/Humidity Operation	60° C, 90% RH, 120 hrs	
Thermal Shock	-40° C ⇔ 85° C, 24 cycles	

60 mins dwell

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15\%$ RH.

^{*} The samples used for the above tests do not include polarizer.

^{*} No moisture condensation is observed during tests.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: 23 \pm 5° C Humidity: 55 \pm 15% RH Fluorescent Lamp: 30W Distance between the Panel & Lamp: \geq 50cm Distance between the Panel & Eyes of the Inspector: \geq 30cm Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

	product Quality =0	
Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

Check Item

Classification

Criteria

X > 6 mm (Along with Edge)
Y > 1 mm (Perpendicular to edge)

Panel General Chipping

Minor

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable
Copper Exposed		
(Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspecti
Film or Trace Damage	Minor	
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	

Ink Marking on Back Side of panel


(Exclude on Film) Acce

Acceptable

Ignore for Any


6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear	room environme	nt (class 10k) if actual	in necessary.
Check Item	Classification	Crite	ia
Any Dirt & Scratch on Polarizer's			_
Protective Film	Acceptable	Ignore for not Affe	ct the Polarizer
Scratches, Fiber, Line-Shape Defect		$W \le 0.1$ $W > 0.1$	Ignore
(On Polarizer)	Minor		
		L ≤ 2	n ≤ 1
		L > 2	n = 0
Dirt, Black Spot, Foreign Material,		Φ ≤ 0.1	Ignore
(On Polarizer)	Minor	$0.1 < \Phi \le 0.25$ $0.25 < \Phi$ $\Phi \le 0.5$ Î Ignore if no Influen $0.5 < \Phi$	
Dent, Bubbles, White spot			
(Any Transparent Spot on Polarizer)	Minor		



.3.3 Pattern Check (Display On) in Acti	re Area	
Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

7. Package Specifications



Item			Quantity
Module		810	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	<u>(B)</u>	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

33

8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module. 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Allvision technology Inc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the $V_{\rm IL}$ and $V_{\rm IH}$ specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1306 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may

- be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.